cpc700reg.h Source File
Back to the index.
Go to the documentation of this file. 44 #define CPC_PCI_MEM_BASE 0x80000000 45 #define CPC_PCI_MEM_END 0xf7ffffff 48 #define CPC_PCI_IO_BASE 0xf8000000 49 #define CPC_PCI_IO_START 0xf8800000 50 #define CPC_PCI_IO_END 0xfbffffff 53 #define CPC_PCICFGADR 0xfec00000 54 #define CPC_PCI_CONFIG_ENABLE 0x80000000 55 #define CPC_PCICFGDATA 0xfec00004 58 #define CPC_PCI_BRDGERR 0x48 59 #define CPC_PCI_CLEARERR 0x0000ff00 61 #define CPC_BRIDGE_OPTIONS2 0x60 62 #define CPC_BRIDGE_O2_ILAT_MASK 0x00f8 63 #define CPC_BRIDGE_O2_ILAT_SHIFT 3 64 #define CPC_BRIDGE_O2_ILAT_PRIM_ASYNC 18 65 #define CPC_BRIDGE_O2_SLAT_MASK 0x0f00 66 #define CPC_BRIDGE_O2_SLAT_SHIFT 8 67 #define CPC_BRIDGE_O2_2LAT_PRIM_ASYNC 2 70 #define CPC_INTR_ACK 0xfed00000 72 #define CPC_PMM0_LOCAL 0xff400000 73 #define CPC_PMM0_MASK_ATTR 0xff400004 74 #define CPC_PMM0_PCI_LOW 0xff400008 75 #define CPC_PMM0_PCI_HIGH 0xff40000c 76 #define CPC_PMM1_LOCAL 0xff400010 77 #define CPC_PMM1_MASK_ATTR 0xff400014 78 #define CPC_PMM1_PCI_LOW 0xff400018 79 #define CPC_PMM1_PCI_HIGH 0xff40001c 80 #define CPC_PMM2_LOCAL 0xff400020 81 #define CPC_PMM2_MASK_ATTR 0xff400024 82 #define CPC_PMM2_PCI_LOW 0xff400028 83 #define CPC_PMM2_PCI_HIGH 0xff40002c 84 #define CPC_PTM1_LOCAL 0xff400030 85 #define CPC_PTM1_MEMSIZE 0xff400034 86 #define CPC_PTM2_LOCAL 0xff400038 87 #define CPC_PTM2_MEMSIZE 0xff40003c 90 #define CPC_COM0 0xff600300ULL 91 #define CPC_COM1 0xff600400ULL 92 #define CPC_COM_SPEED(bus) ((bus) / (2 * 4)) 95 #define CPC_PIF_CFGADR 0xff500000 96 #define CPC_PIF_CFG_PRIFOPT1 0x00 97 #define CPC_PIF_CFG_ERRDET1 0x04 98 #define CPC_PIF_CFG_ERREN1 0x08 99 #define CPC_PIF_CFG_CPUERAD 0x0c 100 #define CPC_PIF_CFG_CPUERAT 0x10 101 #define CPC_PIF_CFG_PLBMIFOPT 0x18 102 #define CPC_PIF_CFG_PLBMTLSA1 0x20 103 #define CPC_PIF_CFG_PLBMTLEA1 0x24 104 #define CPC_PIF_CFG_PLBMTLSA2 0x28 105 #define CPC_PIF_CFG_PLBMTLEA2 0x2c 106 #define CPC_PIF_CFG_PLBMTLSA3 0x30 107 #define CPC_PIF_CFG_PLBMTLEA3 0x34 108 #define CPC_PIF_CFG_PLBSNSSA0 0x38 109 #define CPC_PIF_CFG_PLBSNSEA0 0x3c 110 #define CPC_PIF_CFG_BESR 0x40 111 #define CPC_PIF_CFG_BESRSET 0x44 112 #define CPC_PIF_CFG_BEAR 0x4c 113 #define CPC_PIF_CFG_PLBSWRINT 0x80 114 #define CPC_PIF_CFGDATA 0xff500004 117 #define CPC_UIC_BASE 0xff500880 118 #define CPC_UIC_SIZE 0x00000024 119 #define CPC_UIC_SR 0x00000000 120 #define CPC_UIC_SRS 0x00000004 121 #define CPC_UIC_ER 0x00000008 122 #define CPC_UIC_CR 0x0000000c 123 #define CPC_UIC_PR 0x00000010 124 #define CPC_UIC_TR 0x00000014 125 #define CPC_UIC_MSR 0x00000018 126 #define CPC_UIC_VR 0x0000001c 127 #define CPC_UIC_VCR 0x00000020 128 #define CPC_UIC_CVR_PRI 0x00000001 137 #define CPC_IB_PCI_WR_RANGE 1 138 #define CPC_IB_PCI_WR_CMD 2 139 #define CPC_IB_UART_0 3 140 #define CPC_IB_UART_1 4 141 #define CPC_IB_IIC_0 5 142 #define CPC_IB_IIC_1 6 145 #define CPC_IB_EXT0 20 146 #define CPC_IB_EXT1 21 147 #define CPC_IB_EXT2 22 148 #define CPC_IB_EXT3 23 149 #define CPC_IB_EXT4 24 150 #define CPC_IB_EXT5 25 151 #define CPC_IB_EXT6 26 152 #define CPC_IB_EXT7 27 153 #define CPC_IB_EXT8 28 154 #define CPC_IB_EXT9 29 155 #define CPC_IB_EXT10 30 156 #define CPC_IB_EXT11 31 158 #define CPC_INTR_MASK(irq) (0x80000000 >> (irq)) 162 #define CPC_IIC0 0xff620000 163 #define CPC_IIC1 0xff630000 164 #define CPC_IIC_SIZE 0x00000014 166 #define CPC_IIC_MDBUF 0x00000000 167 #define CPC_IIC_SDBUF 0x00000002 168 #define CPC_IIC_LMADR 0x00000004 169 #define CPC_IIC_HNADR 0x00000005 170 #define CPC_IIC_CNTL 0x00000006 171 #define CPC_IIC_MDCNTL 0x00000007 172 #define CPC_IIC_STS 0x00000008 173 #define CPC_IIC_EXTSTS 0x00000009 174 #define CPC_IIC_LSADR 0x0000000a 175 #define CPC_IIC_HSADR 0x0000000b 176 #define CPC_IIC_CLKDIV 0x0000000c 177 #define CPC_IIC_INTRMSK 0x0000000d 178 #define CPC_IIC_FRCNT 0x0000000e 179 #define CPC_IIC_TCNTLSS 0x0000000f 180 #define CPC_IIC_DIRECTCNTL 0x00000010 183 #define CPC_TIMER 0xff650000 184 #define CPC_GPTTBC 0x00000000
Generated on Fri Dec 7 2018 19:52:23 for GXemul by
1.8.13